View source for Freescale T4240

From DDCIDeos

You do not have permission to edit this page, for the following reason:

The action you have requested is limited to users in the group: Users.

You can view and copy the source of this page.

Preliminary notes for porting to the Freescale T4240 processor.  Very
little online data was available when this page was put together (Nov
2012).

* Product page: http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=T4240
* misc: 12 core (24 virtual), 3 memory controllers
* High level overview: http://www.freescale.com/webapp/sps/site/overview.jsp?code=E6500
* Architectural overview (reasonably good): http://www.freescale.com/files/training_pdf/FTF/2012/americas/WBNR_FTF12_NET_F0117.pdf
* Networking overview: http://cache.freescale.com/files/32bit/doc/white_paper/QORIQDPAAWP.pdf?fpsp=1&WT_TYPE=White%20Papers&WT_VENDOR=FREESCALE&WT_FILE_FORMAT=pdf&WT_ASSET=Documentation

* Need estimate by COB Thursday (11/29/2012)
* TRL4 by EOY 1013, prototype earlier than that.
* Get charge # from Bill.

Tasks required to get Deos with multi-core support on this processor
(this will eventually go into the
[{{SERVER}}/svn/DDCI/administrivia/quotes/ quotes directory].

* Kernel on PPC
** Adina is trying to find documentation for e6500
** Lack of hard documentation means estimates are highly suspect.
** 64-bit HAL?
** Add multi-core 
*** We don't currently have a multi-core HAL for PPC, so *guess* is that a HAL+Boot+PAL could be had in something like 6 weeks.
** The documentation we do have suggests that the e6500 core is a
*superset of the e5500 core, which means the core port would be "typical" for a PPC port.  There is some suggestion that the e6500 core has a different memory model for hardware page tables, but it is not clear if that is optional, or required.  If it is optional, then the "typical" estimate would hold, if not, then probably another month or two would be required.
* Boot
** multi-core support
* PAL
** multi-core support
* Config
* Network in flight (Adina)
** Cheapest route that is verifiable
** Without documentation the best we can do is guess somewhere between 3 weeks (assuming an we can find uboot or other sample code) and 3 months if a from scratch implementation is required, all assuming that the hardware works and good documentation is available, and the chip is roughly as we think it is likely to be.
* Emulator
** Rudi from Lauterbach says they will have support when the processor is released.
** Don't have pricing.
* Reference board, will need 1 or 2
** $5000, available Feb 2013.
** http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=T4240QDS&fsrch=1&sr=2
* 653 Support

== Caveats ==
* Our estimate does not include security features.
* Only 32-bit mode.
* This is a network processor, how much network does the customer expect?


{{:Category:MPC_Core_book_e}}

Page included on this page:

Category:MPC Core book e (view source)

Return to Freescale T4240.

Retrieved from "https://ddci.zapto.org/ddciWiki/Freescale_T4240"

View source for Freescale T4240

Navigation menu

Page actions

Page actions

Personal tools

Navigation

Search

DDCI Tools & Resources

DDC-I private

Shared IP

Other

Tools